

Appl. No. 10/707,786
Amndt. dated March 23, 2005
Reply to Office action of December 27, 2004

AMENDMENTS TO THE CLAIMS

What is claimed is:

5 1. (currently amended) A method for operating a dual pumping circuit comprising at least one stage, each stage comprising a first pumping unit and a second pumping unit mirrored to the first pumping unit to provide a common output, the first pumping unit comprising[;]:

10 a main pass transistor with gate, source, and drain terminals and a body, each main pass transistor of each stage being connected in series with main pass transistors of a preceding and a subsequent stage, and the body of the main pass transistor being electrically coupled to a main pass transistor of the second pumping unit;

15 a boosting transistor with gate, source, and drain terminals and a body, the drain terminal of the boosting transistor being electrically coupled to the gate terminal of the main pass transistor, the source of the boosting transistor being electrically coupled to the drain of the main pass transistor, and the gate of the boosting transistor being electrically coupled to the source of the main pass transistor;

20 a substrate transistor with gate, source, and drain terminals and a body, the gate terminal of the substrate transistor being electrically coupled to

25

Appl. No. 10/707,786
Amtd. dated March 23, 2005
Reply to Office action of December 27, 2004

the source terminal of the boosting transistor, the drain terminal of the main pass transistor, and the source of a substrate transistor of the second pumping unit, the drain terminal of the substrate transistor being electrically coupled to the ~~bodies of the main pass transistor body of each main pass transistor of the first and second pumping units~~ and the boosting transistor, the source terminal of the substrate transistor being electrically coupled to a gate terminal of a substrate transistor and a drain terminal of a main pass transistor and a source terminal of a boosting transistor of the second pumping unit, and the body of the substrate transistor being electrically coupled to a main pass transistor in the subsequent stage;

10 two small charge storing devices respectively electrically coupled to the gate of the main pass transistor of the first pumping unit and the second pumping unit; and

15 two large charge storing devices respectively electrically coupled to the drains of the main pass transistors of the first pumping unit and the second pumping unit;

20 the method ~~for the first stage of the dual pumping circuit~~ comprising, for a first stage:

25 supplying an input voltage to the source terminals of the main pass transistors of the first pumping unit and the second pumping unit;

Appl. No. 10/707,786
Am dt. dated March 23, 2005
Reply to Office action of December 27, 2004

5

in interval one, rendering the main pass transistor of the second pumping unit, the substrate transistor of the second pumping unit, and the boosting transistors of the first pumping unit and the main pass transistor of the first pumping unit off, and the substrate transistor of the first pumping unit and the boosting transistor of the second pumping unit on;

10

in interval two, rendering the main pass transistor of the first pumping unit, the substrate transistor of the first pumping unit, and the boosting transistor of the second pumping unit on, and the boosting transistor of the first pumping unit, the substrate transistor of the second pumping unit, and the main pass transistor of the second pumping unit off;

15

in interval three, rendering the main pass transistor of the first pumping unit, the boosting transistor of the first pumping unit, the substrate transistor of the second pumping unit, and the main pass transistor of the second pumping unit off, the boosting transistor of the second pumping unit, and the substrate transistor of the first pumping unit on;

20

in interval four, rendering the substrate transistor of first pumping unit, the main pass transistor of the first pumping unit, the main pass transistor of the second pumping unit, and the boosting transistor of the second pumping unit off, the boosting transistor

25

Appl. No. 10/707,786
Arndt dated March 23, 2005
Reply to Office action of December 27, 2004

of the first pumping unit and the substrate transistor of the second pumping unit on;
in interval five, rendering the main pass transistor of the second pumping unit, the substrate transistor of the second pumping unit, and the boosting transistor of the first pumping unit on, and the substrate transistor of the first pumping unit, the main pass transistor of the first pumping unit, and the boosting transistor of the second pumping unit off; and
in interval six, rendering the main pass transistor of the second pumping unit, the substrate transistor of the first pumping unit, the main pass transistor of the first pumping unit, and the boosting transistor of the second pumping unit off, and the substrate transistor of the second pumping unit and the boosting transistor of the first pumping unit on.

20 2. (currently amended) The method in claim 1 further comprising,
for each even stage of the dual pumping circuit comprising:
in interval one, rendering the substrate transistor of the first pumping unit and the boosting transistor of the second pumping unit on, the main pass transistor of the first pumping unit, the boosting transistor of the first pumping unit, the substrate transistor of the second pumping unit, and the main pass transistor of the second pumping unit off;

25

Appl. No. 10/707,786
Amndt. dated March 23, 2005.
Reply to Office action of December 27, 2004

in interval two, rendering the main pass transistor of
the first pumping unit, the substrate transistor of
the first pumping unit, and the boosting transistor
of the second pumping unit on, and the boosting
transistor of the first pumping unit, the substrate
transistor of the second pumping unit, and the main
pass transistor of the second pumping unit off;
5 in interval three, rendering the substrate transistor
of the first pumping unit and the boosting transistor
of the second pumping unit on, and the main pass
transistor of the first pumping unit, the boosting
transistor of the first pumping unit, the substrate
transistor of the second pumping unit, and the main
pass transistor of the second pumping unit ~~being kept~~
10 off;
15 in interval four, rendering the substrate transistor of
first pumping unit, the boosting transistor of the
second pumping unit, the main pass transistor of the
first pumping unit, and the main pass transistor of
the second pumping unit off, the substrate transistor
of the second pumping unit and the boosting
transistor of the first pumping unit on;
20 in interval five, rendering the substrate transistor of
first pumping unit, the boosting transistor of the
second pumping unit, and the main pass transistor
of the first pumping unit off, the substrate
transistor of the second pumping unit, the boosting
transistor of the first pumping unit, and the main
25

Appl. No. 10/707,786
Amndt. dated March 23, 2005
Reply to Office action of December 27, 2004

5

pass transistor of the second pumping unit on; and in interval six, rendering the substrate transistor of first pumping unit, the boosting transistor of the second pumping unit, the main pass transistor of the first pumping unit, and the main pass transistor of the second pumping unit off, and the substrate transistor of the second pumping unit and the boosting transistor of the first pumping unit on.

10 3. (currently amended) The method in claim 2 further comprising, for each odd stage of the dual pumping circuit except the first stage ~~comprising~~:

15 in interval one, rendering the substrate transistor of first pumping unit, the boosting transistor of the second pumping unit, the main pass transistor of the first pumping unit, and the main pass transistor of the second pumping unit off, and the substrate transistor of the second pumping unit and the boosting transistor of the first pumping unit on;

20 in interval two, rendering the substrate transistor of first pumping unit, the boosting transistor of the second pumping unit, and the main pass transistor of the first pumping unit off, the substrate transistor of the second pumping unit, the boosting transistor of the first pumping unit, and the main pass transistor of the second pumping unit on;

25 in interval three, rendering the substrate transistor of first pumping unit, the boosting transistor of

App. No. 10/707,786
Am dt. dated March 23, 2005
Reply to Office action of December 27, 2004

5

the second pumping unit, the main pass transistor of the first pumping unit, and the main pass transistor of the second pumping unit off; and the substrate transistor of the second pumping unit and the boosting transistor of the first pumping unit on;

10

in interval four, rendering the substrate transistor of the first pumping unit and the boosting transistor of the second pumping unit on, the main pass transistor of the first pumping unit, the boosting transistor of the first pumping unit, the substrate transistor of the second pumping unit, and the main pass transistor of the second pumping unit off;

15

in interval five, rendering the main pass transistor of the first pumping unit, the substrate transistor of the first pumping unit, and the boosting transistor of the second pumping unit on, the boosting transistor of the first pumping unit, the substrate transistor of the second pumping unit, and the main pass transistor of the second pumping unit off; and

20

in interval six, rendering the substrate transistor of the first pumping unit and the boosting transistor of the second pumping unit on, and the main pass transistor of the first pumping unit, the boosting transistor of the first pumping unit, the substrate transistor of the second pumping unit, and the main pass transistor of the second pumping unit ~~being kept~~ off.

25

Appl. No. 10/707,786
Amtd. dated March 23, 2005
Reply to Office action of December 27, 2004

4. (original) The method in claim 1, wherein the intervals one, two, three, four, five, and six are consecutive and in sequence.

5

5. (currently amended) The method in claim 1, wherein the dual pumping circuit further comprising comprises:

first and second output transistors each with source, drain, and gate terminals and a body, the first output transistor mirroring the second output transistor, the source terminal of the first output transistor being electrically coupled to the drain terminal of the main pass transistor of the first pumping unit in a last stage, the gate terminal of the first output transistor being electrically coupled to the drain terminal of the substrate transistor of the second pumping unit in the last stage, and the body of the first output transistor being electrically coupled to the drain terminal of the substrate transistor of the second pumping unit in the last stage; the method further comprising:

rendering the first output transistor on when the substrate transistor of the second pumping unit in the last stage is rendered on and rendering the second output transistor off when the substrate transistor of the first pumping unit of the last stage is rendered off.

Appl. No. 10/707,786
Amtd. dated March 23, 2005
Reply to Office action of December 27, 2004

6. (original) The method in claim 1, wherein supplying a voltage to the sources of the main pass transistors of the first stage is controlled by an inverter.
- 5 7. (original) The method in claim 1, wherein the body of the main pass transistor of the first pumping unit and the body of the main pass transistor of the second pumping unit in each stage of the dual pumping circuit are preset to an appropriate bias voltage before pumping.
- 10 8. (original) The method in claim 7, wherein the additional input voltage is controlled by a transistor that is electrically coupled to a capacitor.
- 15 9. (currently amended) A dual pumping circuit comprising at least one stage, each stage comprising a first pumping unit and a second pumping unit which are mirrored to each other to provide a common output, and each first pumping unit comprising[{:}]:
20 a main pass transistor with gate, source, and drain terminals and a body, each main pass transistor of each stage being connected in series with main pass transistors of a preceding and a subsequent stage, and the body of the main pass transistor being electrically coupled to a main pass transistor of the second pumping unit;
- 25 a boosting transistor with gate, source, and drain terminals and a body, the drain terminal of the boosting transistor being electrically coupled to

Appl. No. 10/707,786
Amtd. dated March 23, 2005
Reply to Office action of December 27, 2004

the gate terminal of the main pass transistor, the source of the boosting transistor being electrically coupled to the drain of the main pass transistor, and the gate of the boosting transistor being electrically coupled to the source of the main pass transistor;

5

a substrate transistor with gate, source, and drain terminals and a body, the gate terminal of the substrate transistor being electrically coupled to the source terminal of the boosting transistor, the drain terminal of the main pass transistor, and the source of a substrate transistor of the second pumping unit, the drain terminal of the substrate transistor being electrically coupled to the bodies

10

of the main pass transistor body of each main pass transistor of the first and second pumping units and the boosting transistor, the source terminal of the substrate transistor being electrically coupled to a gate terminal of a substrate transistor and a drain

15

terminal of a main pass transistor and a source terminal of a boosting transistor of the second pumping unit, and the body of the substrate transistor being electrically coupled to a main pass transistor in the subsequent stage;

20

two small charge storing devices respectively electrically coupled to the gate of the main pass transistor of the first pumping unit and the second pumping unit; and

25

Appl. No. 10/707,786
Amdt dated March 23, 2005
Reply to Office action of December 27, 2004

two large charge storing devices respectively electrically coupled to the drain of the main pass transistor of the first pumping unit and the second pumping unit.

5

10. (currently amended) The dual pumping circuit in claim 9 further ~~comprises~~ comprising a diode that is electrically coupled to each of the small charge storing devices and the large charge storing devices.

10

11. (original) The dual pumping circuit in claim 9 wherein the gate terminal of the boosting transistor of the first and the second pumping units in the first stage is electrically coupled to a supply voltage, and the gate terminals of the boosting transistors of the first and the second pumping units in a stage other than the first stage is electrically coupled to the source terminals of the boosting transistors of the first and the second pumping units in the previous stage, respectively.

15

20. (original) The dual pumping circuit in claim 9 further comprising a high voltage circuit applying to the two small charge storing devices for increasing a voltage level of clock pulses.

20

25. (original) The method in claim 9, wherein the dual pumping circuit further comprises:

first and second output transistors each with source,

Appl. No. 10/707,786
Amtd. dated March 23, 2005
Reply to Office action of December 27, 2004

drain, and gate terminals and a body, the first output transistor mirroring the second output transistor, the source terminal of the first output transistor being electrically coupled to the drain terminal of the main pass transistor of the first pumping unit in a last stage and the gate terminal of the second output transistor, the gate terminal of the first output transistor being electrically coupled to the drain terminal of the main pass transistor of the second pumping unit in the last stage, and the body of the first output transistor being electrically coupled to the drain terminal of the substrate transistor of the second pumping unit in the last stage.

15

14. (original) The dual pumping circuit in claim 9, wherein the main pass transistor, the boosting transistor, and the substrate transistor are NMOSFETs for negative pumping.
- 20 15. (original) The dual pumping circuit in claim 9, wherein the main pass transistor, the boosting transistor, and the substrate transistor are PMOSFETs for positive pumping.

- 25 16. (original) The dual pumping circuit in claim 9, wherein a first clock pulse is sent to the gate of the first substrate transistor of the first pumping unit, a second clock pulse is sent to the gate of the main pass transistor of the first pumping unit, a third clock pulse is sent to the gate of the

Appl. No. 10/707,786
Amdt. dated March 23, 2005
Reply to Office action of December 27, 2004

substrate transistor of the second pumping unit, and a fourth clock pulse is sent to the gate of the main pass transistor of the second pumping unit where the first and third clock pulses are out of phase and the second clock pulse turns on the main pass transistor of the first pumping unit for a shorter time than the first clock pulse does; and the fourth clock pulse turns on the main pass transistor of the second pumping unit for a shorter time than the third clock pulse does.

5